SoC Physical Design Engineer, STA/Timing
Apple - Sunnyvale, CAGPU Design Engineer – Memory Hierarchy
Apple - Santa Clara, CASoC Physical Design Engineer, STA/Timing
Apple - Beaverton, ORDC-DC Power System Design Engineer
Apple - Austin, TXPrincipal Hardware Design Engineer
PsiQuantum - Palo Alto, CASenior ASIC Physical Design and Timing Engineer
NVIDIA - Santa Clara, CASenior SOC Design Engineer
NVIDIA - Bangalore, IndiaSenior FPGA Prototyping Engineer - Hardware
NVIDIA - Santa Clara, CAMixed Signal Analog Circuit Designer (RDSS Intern)
NVIDIA - Taipei, TaiwanSOC Design Methodologies Engineer - New College Grad 2025
NVIDIA - Santa Clara, CA