Amazon

DESCRIPTION

AWS Utility Computing (UC) provides product innovations — from foundational services such as Amazon’s Simple Storage Service (S3) and Amazon Elastic Compute Cloud (EC2), to consistently released new product innovations that continue to set AWS’s services and features apart in the industry. As a member of the UC organization, you’ll support the development and management of Compute, Database, Storage, Internet of Things (Iot), Platform, and Productivity Apps services in AWS. Within AWS UC, Amazon Dedicated Cloud (ADC) roles engage with AWS customers who require specialized security solutions for their cloud services.

The SIP (Signal-Integrity & Packaging) team is part of Annapurna-Lab’s Chip development team.

The team is dealing with the external electrical interfaces of the device, from their Signal/Power-integrity and electrical usage perspectives.

The team’s work includes close work with the BackEnd team on integrating these interfaces to the Die, the package layout design of the BGA’s substrate, Signal and power integrity simulations, and working with the system team to come up with optimal pin-out and optimal PCB breakout schemes.

This position is for an experienced engineer with strong background in high-speed electrical interfaces, such as DRAM, PCIe, Ethernet SerDeses. The line of work is multi-disciplinary, combining Package-Design, Back-End integration of electrical IPs, SI/PI extractions & simulations.

Key job responsibilities

As a SIP team member, you will assume responsibility for all electrical aspects of physical interfaces of advanced I/Os, PLL, Memory and SerDes interfaces, from integration at the Die level, through SI/PI simulation and package layout, to reference board design aspects.

The scope of your work will include:

• Deep dive into electrical IPs, integrated into the DIE;
• I/O ring design and close work with Backend team on floor-planning all I/O interfaces at the DIE level.
• Lead test studies of Die bump-out arrangements and Package substrate breakout.
• Lead layout test studies of package pin-out arrangements and PCB board breakout.
• Design large and complex package substrates.
• Carry advanced SI/PI extractions and simulations to validate the design from the silicon to the peer device at the board level.

About the team

• Diverse Experiences

Amazon values diverse experiences. Even if you do not meet all of the preferred qualifications and skills listed in the job description, we encourage candidates to apply. If your career is just starting, hasn’t followed a traditional path, or includes alternative experiences, don’t let it stop you from applying.

• Why AWS

Amazon Web Services (AWS) is the world’s most comprehensive and broadly adopted cloud platform. We pioneered cloud computing and never stopped innovating — that’s why customers from the most successful startups to Global 500 companies trust our robust suite of products and services to power their businesses.

• Work/Life Balance

We value work-life harmony. Achieving success at work should never come at the expense of sacrifices at home, which is why we strive for flexibility as part of our working culture. When we feel supported in the workplace and at home, there’s nothing we can’t achieve in the cloud.

• Inclusive Team Culture

Here at AWS, it’s in our nature to learn and be curious. Our employee-led affinity groups foster a culture of inclusion that empower us to be proud of our differences. Ongoing events and learning experiences, including our Conversations on Race and Ethnicity (CORE) and AmazeCon (gender diversity) conferences, inspire us to never stop embracing our uniqueness.

We are open to hiring candidates to work out of one of the following locations:

Haifa, ISR

BASIC QUALIFICATIONS

• • BSc in Electrical Engineering.
• • Experience in Layout (PCB or Package), or BackEnd integration of electrical IPs.
• • Familiarity with Signal and Power integrity simulation tools.
• • Strong passion to learn and gain deep understanding.

PREFERRED QUALIFICATIONS

• • Knowledge of Chip, Package and PCB co-design methodology.
• • Knowledge in high-speed digital interfaces such as DRAM/PCIe/SerDes.
• • Knowledge in power-integrity and power-delivery of low-voltage high-current – an advantage
• • Hands on experience with lab testing and characterization – an advantage.
• • Familiarity with simulation/extraction tools (e.g. HFSS, Sigrity, HSpice) - an advantage