Intel has flagged the MVE Pre / Post - Silicon HVM Reset DFx Validation job as unavailable. Let’s keep looking.

Job Details:

Job Description: 

(DFx RTL Verification Engineer ) - Understand DFD, DFT or DFV features through spec reading, release test plan and develop relevant test script. Ensure all the RTL Design being validated well to eliminate design flawless to customer. Execute Tests script (DFx Tests) with time guide, debug issues and implement fix. Report out test result timely and perform necessary test enhancement steps. - Drive test review with counterparts such as Pre-silicon full chip team, IP team, post silicon tester team, board team and etc. Thus require collaborate closely with other function group for test debug, analysis and root cause. - In additional, collaborate closely with Post silicon PDE team to enable HVM (high volume manufacturing) testing capability Familiar Pre-Silicon Test environment for validation efficiency, enhancement purpose. You are: � An excellent communicator � Extremely organized � A team player who loves to collaborate � A strong technical leader who communicates well with great influencing skills � Passionate for design/tools and methodology � Someone who meets their commitments � Motivated � Self-driven � Someone who wants to make a difference through technology We are: � Open to new ideas and methodologies � A collaborative team demonstrating the best teamwork across Intel � Here to help you succeed � People who want to do innovative things If your skillsets align with our needs, we will provide you a great path to maximize your positive impact on the world.

Qualifications:

  • Bachelor/Master of Engineering or Science degree in Electronic, Electrical or Computer Engineering � Additional qualifications include: � Familiar with UNIX, and well-versed in Verilog or C Programming � Knowledge in RTL integration and validation methodologies � Knowledge in Design-for-X (DFx), where X is Test (DFT), Debug (DFD), Manufacturing (DFM) or Validation (DFV) � Familiar with Scan design, methodology, coverage analysis and test validation � Ability to communicate well with counterparts and key stakeholders including cross-site partners

Job Type:

Experienced Hire

Shift:

Shift 1 (Malaysia)

Primary Location: 

Malaysia, Penang

Additional Locations:

Business group:

In the Design Engineering Group (DEG), we take pride in developing the best-in-class SOCs, Cores, and IPs that power Intel’s products. From development, to integration, validation, and manufacturing readiness, our mission is to deliver leadership products through the pursuit of Moore’s Law and groundbreaking innovations. DEG is Intel’s engineering group, supplying silicon to business units as well as other engineering teams. As a critical provider of all Intel products, DEG leadership has a responsibility to ensure the delivery of these products in a cost efficient and effective manner.

Posting Statement:

All qualified applicants will receive consideration for employment without regard to race, color, religion, religious creed, sex, national origin, ancestry, age, physical or mental disability, medical condition, genetic information, military and veteran status, marital status, pregnancy, gender, gender expression, gender identity, sexual orientation, or any other characteristic protected by local law, regulation, or ordinance.

Position of Trust

N/A

Work Model for this Role

This role will be eligible for our hybrid work model which allows employees to split their time between working on-site at their assigned Intel site and off-site. In certain circumstances the work model may change to accommodate business needs.

Read Full Description
Confirmed 13 hours ago. Posted 30+ days ago.

Discover Similar Jobs

Suggested Articles