ASIC Verification Engineer

Juniper

Juniper is a leading provider of advanced routers and switches for the internet. We keep the world connected with speed, reliability, security, and ease of use. We believe in excellence and we strive to achieve that through employee motivation, training and teamwork within a collaborative and innovative culture. 

Want to be apart of a fast paced team responsible for delivering high-speed ASICs for large, complex systems? Our team at Silicon Systems Technology Group (SST) is seeking ASIC Verification Engineers to verify next generation of ASICs for new core routers, switches, and firewalls. We are looking to hire sharp individuals with excellent communication, problem solving, and leadership skills. 

Opportunity Snapshot: 

At Juniper, you will have a significant opportunity to interact with system design teams across geographies. We are a team built on a foundation of open communications, empowerment, innovation, teamwork and customer success with "pay for performance" culture. Thus, you set your own limits for learning, achievements and rewards. 

Responsibilities: 

  • You will be exposed to the latest verification methodologies like UVM and enable complex feature verification suites. 
  • Architect and Develop block level verification environments for sub-system and fullchip using System Verilog and UVM methodology. (30%) 
  • Define, architect, code, and deliver verification suites/tests for ASICs that enable faster, denser, feature-rich systems. Use various front-end simulator tools (VCS/NC) to perform this activity. (25%) 
  • Verify large ASIC blocks independently and rapidly and sign off them for tape-out with analysis of code coverage, functional coverage and Gate level simulation. (30%) 
  • Work closely with logic designers to resolve bugs and software developers to assist in software and bring-up development. (10%) 
  • Develop Perl, Python and/or shell scripts to improve current verification infrastructure/methodology (5%) 

Required Skills: 

  • ASIC Verification using SystemVerilog 
  • Experience in constrained-random verification is a strong plus 
  • Experience with verification methodology like OVM/VMM/UVM 
  • Perl/Tcl scripting is strongly preferred 
  • Experience verifying networking protocols such as Ethernet is desirable 
  • Strong problem solving and ASIC debugging skills 
  • MSEE or BSEE is required with at least 7 years of ASIC Verification Experience. 
Read Full Description
Confirmed 7 hours ago. Posted 23 days ago.

Discover Similar Jobs

Suggested Articles